Trending...
- Kyle Martino To Speak About Over Under Iniative With SoccerChat at Keeper Goals Booth
- Legal Consultation App Lawmato Hires First General Counsel and Director of Operations
- TrueDialog Awarded "Most Promising Salesforce Solution Provider 2021" by CIOReview
LAGUNA HILLS, Calif. - WisconsinEagle -- - Excellicon Inc. an advanced and innovative provider of end-to-end timing constraints products announced inclusion of its products into the Samsung foundry verification tool line up; SAFE™ (Samsung Advanced Foundry Ecosystem), as part of verified EDA solutions employed by Samsung foundry team dedicated to design and IP-verification services to help customers from early concept to large scale manufacturing.
Excellicon products are designed to simplify the timing constraints design process and shorten the design cycles by eliminating iterative constraints design and verification tasks. Generally, hand written constraints pose a high risk when it comes down to timing closure while missing a proper timing constraints definition can lead to potential chip failure and silicon respin.
ConMan (Constraints Manager), and ConCert (Constraints Certifier) are both designed to eliminate the risks and provide designers with insight and subjective information from early RTL stage to final tape-out about the state of chip timing requirements.
Other capabilities in Excellicon products can help to significantly help in efficiency of design flows by reducing the need for gate level sims, simulation of timing constraints, design of clock tree topology, and overall chip planning and verification process. The benefit is ability to perform early stage physical prototyping and timing impact for a high quality final tape-out from start to finish.
More on Wisconsin Eagle
"Having a robust reference design flow is crucial to success and timely chip tape-out. Samsung SAFE methodology will enable users to get their products to market faster and more efficiently" said Rick Eram, VP of sales and marketing at Excellicon.
He continued, "At Excellicon we believe by providing capabilities to design and verify the timing constraints from RTL to final tape-out will enable the same assurances on the timing side as those available for decades on the functional side of the design. By automating the design and verification of timing requirements we are enabling a significant upside in timing quality, performance and confidence level for designs handed off to Samsung foundry. Additionally, by eliminating communication and handoff gaps the overall design experience will be targeted and efficient. We are pleased with Samsung's decision for inclusion of our products in one of the most advanced design and foundry services and flows".
SAFE forum is held online on November 17th-18th of this year. Samsung Foundry and SAFE™ Partners will reveal solutions around designing next generation of Performance Platforms 2.0: Innovation, Intelligence, Integration. "This forum is designed to demonstrate how future designs using Samsung Foundry Technology will enable a seamless and collaborative environment for fastest time to market path for customers employing Samsung foundry design capabilities and products. Excellicon provides timing constraints design, validation and handoff as part of our Performance Platform 2.0 methodology" said Sangyun Kim, Vice President of Foundry Design Technology Team at Samsung Electronics
More on Wisconsin Eagle
About Excellicon
Excellicon is an innovative provider of end-to-end Timing Constraints Analysis and Debugging solutions for the automation of constraints authoring, completion, and validation from RTL to GDS with innovative analysis and debugging infrastructures. Excellicon products Constraints Manager, Constraints Certifier, Exception-ToolBox (ET), Budgeting-Tool Box (BT), Equivalence-Checker (EQ), ConTree, and ConStruct address the needs of designers at every stage of SOC design, planning and implementation in a unified end-2-end environment – Timing Closure; Done Once! Done Right!
www.excellicon.com
Excellicon products are designed to simplify the timing constraints design process and shorten the design cycles by eliminating iterative constraints design and verification tasks. Generally, hand written constraints pose a high risk when it comes down to timing closure while missing a proper timing constraints definition can lead to potential chip failure and silicon respin.
ConMan (Constraints Manager), and ConCert (Constraints Certifier) are both designed to eliminate the risks and provide designers with insight and subjective information from early RTL stage to final tape-out about the state of chip timing requirements.
Other capabilities in Excellicon products can help to significantly help in efficiency of design flows by reducing the need for gate level sims, simulation of timing constraints, design of clock tree topology, and overall chip planning and verification process. The benefit is ability to perform early stage physical prototyping and timing impact for a high quality final tape-out from start to finish.
More on Wisconsin Eagle
- STS Capital Partners Managing Director Shamil Hargovan Leads 3D Printing Industry Experts Wohlers Associates Sale to ASTM
- Introducing IDS, a new company from IPD built to revolutionize the connection between owners/operators, assets, and service channels
- Sidow Sobrino's New Song and Music Video Bananas 4 God is Out Now
- The Ultimate Valentine's Day Jewelry Gifts Guide for Her
- Eco-Friendly Legacy Builder Wendy Turner Miller Upends the Waste and Recycling Business with Superior Innovative Solutions, LLC
"Having a robust reference design flow is crucial to success and timely chip tape-out. Samsung SAFE methodology will enable users to get their products to market faster and more efficiently" said Rick Eram, VP of sales and marketing at Excellicon.
He continued, "At Excellicon we believe by providing capabilities to design and verify the timing constraints from RTL to final tape-out will enable the same assurances on the timing side as those available for decades on the functional side of the design. By automating the design and verification of timing requirements we are enabling a significant upside in timing quality, performance and confidence level for designs handed off to Samsung foundry. Additionally, by eliminating communication and handoff gaps the overall design experience will be targeted and efficient. We are pleased with Samsung's decision for inclusion of our products in one of the most advanced design and foundry services and flows".
SAFE forum is held online on November 17th-18th of this year. Samsung Foundry and SAFE™ Partners will reveal solutions around designing next generation of Performance Platforms 2.0: Innovation, Intelligence, Integration. "This forum is designed to demonstrate how future designs using Samsung Foundry Technology will enable a seamless and collaborative environment for fastest time to market path for customers employing Samsung foundry design capabilities and products. Excellicon provides timing constraints design, validation and handoff as part of our Performance Platform 2.0 methodology" said Sangyun Kim, Vice President of Foundry Design Technology Team at Samsung Electronics
More on Wisconsin Eagle
- OpsVeda Announces Completion Of SOC 2 Type II Certification
- Luxfer Announces CFO Transition and Date of Fourth Quarter Earnings Release
- Oak Hill Business Partners Facilitates Client Sale
- Console & Associates, P.C. Investigates Class Action Lawsuit Following Data Breach at StarTek, Inc
- Jim Koons Automotive Company Data Breach Prompts Investigation into Class Action Lawsuit
About Excellicon
Excellicon is an innovative provider of end-to-end Timing Constraints Analysis and Debugging solutions for the automation of constraints authoring, completion, and validation from RTL to GDS with innovative analysis and debugging infrastructures. Excellicon products Constraints Manager, Constraints Certifier, Exception-ToolBox (ET), Budgeting-Tool Box (BT), Equivalence-Checker (EQ), ConTree, and ConStruct address the needs of designers at every stage of SOC design, planning and implementation in a unified end-2-end environment – Timing Closure; Done Once! Done Right!
www.excellicon.com
Source: Excellicon
0 Comments
Latest on Wisconsin Eagle
- ExecuSearch Holdings, LLC Data Breach Prompts Investigation into Possible Class Action Lawsuit
- Strategic Benefits Advisors, Inc. Data Breach Triggers Investigation into Class Action Lawsuit
- MGE Energy Declares Regular Dividend
- The K-9 officers protecting Madison need community support for new gear
- Everlight Solar: A Year of Giving and Growing
- Onlive Server Launched Canada VPS Hosting with Upto 48 CPU CORE and Cloud VPS Control Panel
- Sensient Declares Dividend
- Businessman Ismail Sirdah Advertisement Strategies for Event Promotion
- Console & Associates, P.C. Investigates Class Action Lawsuit Following LendUS, LLC Data Breach
- Yunishigawa Onsen's Kamakura Festival Features the Unique Northern Japan Winter Tradition: Kamakura or Snow Huts
- A New Social Network Based on Gratitude and Positivity
- Teamsters Locals 200 and 344 Endorse Alderwoman Marina Dimitrijevic for Mayor of Milwaukee
- Raleigh Business Leader Joins 2022 National Small Business Association Board Leadership
- Edge2Learn Premieres Its Integrative Multifamily Policy and Procedure Product
- Former BIS Special Agent Donald Pearce Joins Torres Trade Advisory
- Infosec Institute's Jack Koziol Named a 2022 Executive of the Year by In Business Magazine
- TRU Staffing Partners Expands Leadership Team Amid Growing Demand for Privacy Talent
- Snap-on Incorporated to Webcast 2021 Fourth Quarter and Full Year Results Conference Call
- USAM Group Keeps Up Growth Pace, Welcomes Bitvore
- Breakthrough Year in 2021 for Venture Capital--Capital Midwest Fund Portfolio Companies Raise Over $160 Million